Alphawave IP Achieves Its First Testchip Tapeout for TSMC N3E Process

New SerDes resolution to be offered on the TSMC 2022 Open Innovation Platform (OIP) this month in Santa Clara, CA

LONDON and TORONTO, Oct. 24, 2022 /PRNewswire/ — Alphawave IP (LSE: AWE), a worldwide chief in high-speed connectivity for the world’s know-how infrastructure, at the moment introduced the profitable tapeout of its ZeusCORE100® 1-112Gbps NRZ/PAM4 Serialiser-Deserialiser (“SerDes”), Alphawave’s first testchip on TSMC’s most superior N3E course of.  Alphawave IP will likely be exhibiting this new product alongside its full portfolio of high-performance IP, chiplet, and customized silicon options on the TSMC OIP Forum on October 26 in Santa Clara, CA because the Platinum sponsor.

ZeusCORE100® is Alphawave’s most superior multi-standard-SerDes, supporting extra-long channels over 45dB and essentially the most requested requirements corresponding to 800G Ethernet, OIF 112G-CEI, PCIe GEN6, and CXL3.0. Attendees will be capable of go to the Alphawave sales space and meet the corporate’s know-how specialists together with members of the lately acquired Open5 group.  Open5 is a longstanding companion of TSMC by the OIP Value Chain Aggregator (VCA) program. Open5 is considered one of a choose few firms with an idea-to-silicon methodology in TSMC’s newest applied sciences, and superior packaging capabilities, enabling entry to essentially the most superior foundry resolution accessible with the most effective Power-Performance-Area (PPA). With Alphawave’s industry-leading IP portfolio and the addition of Open5’s capabilities, designers can create programs on a chip (SoCs) that pack extra compute energy into smaller type elements for networking, AI, storage, and high-performance computing (HPC) purposes.

Tony Pialis, President and Chief Executive Officer of Alphawave stated: “Alphawave is proud to be among the first to utilize TSMC’s most advanced 3nm technology. Our partnership continues to bring innovative, high-speed connectivity technology that will power the most advanced data centers, and we are excited to showcase these solutions at the TSMC OIP Forum event.”

Along with the exhibition, Alphawave IP’s VP of Marketing, Clint Walker will likely be showcasing buyer success from Achronix Semiconductor Corporation, within the “Integration Methodology of High-End SerDes IP into FPGAs based on Early Technology Model Availability” presentation on the occasion.  Attendees will be capable of study a profitable product from considered one of Alphawave IP’s first clients for 112Gbps PAM4 SerDes.

To register for the TSMC OIP Forum occasion, please go to right here. To study extra in regards to the new ZeusCORE100®, go to our product web page right here.

Faced with the exponential development of information, Alphawave’s know-how providers a vital want: enabling knowledge to journey sooner, extra reliably and with increased efficiency at decrease energy. Alphawave is a worldwide chief in high-speed connectivity for the world’s know-how infrastructure. Our IP options, subsequently, meet the wants of worldwide tier-one clients in knowledge facilities, compute, networking, AI, 5G, autonomous autos, and storage.  Founded in Toronto, Canada in 2017, by an skilled technical group with a confirmed monitor report in licensing semiconductor IP, our mission is to deal with the hardest-to-solve connectivity challenges. To discover out extra about Alphawave IP, go to: awaveip.com.

All registered logos and different logos belong to their respective homeowners.

Contact Information:

Photo – https://mma.prnewswire.com/media/1926331/Alphawave_IP_Group_Plc_Alphawave_IP_Achieves_Its_First_Testchip.jpg

View authentic content material:https://www.prnewswire.co.uk/news-releases/alphawave-ip-achieves-its-first-testchip-tapeout-for-tsmc-n3e-process-301656321.html

Source link